Design of Universal Shift Register Using Reversible Logic

Full Text PDF PDF
Author(s) Md. Selim Al Mamun | Indrani Manda | Md. Hasanuzzaman
Pages 1620-1625
Volume 2
Issue 9
Date September, 2012
Keywords Flip-Flop, Garbage Output, Multiplexer, Reversible Logic, Reversible Gate, Shift Register, Quantum Cost.

Abstract

Reversible sequential circuits are considered the significant memory block for their ultra-low power consumption. Universal shift register is an important memory element of the sequential circuit family. In this paper we proposed efficient design of reversible universal shift register that is optimized in terms of quantum cost, delay and garbage outputs. Appropriate theorems and lemmas are presented to clarify the proposed designs and establish its efficiency.

< Back to September Issue